Senior CPU Physical Design Engineer
New
We sent a six-digit code to . Enter it below — or use the link in the same email.
Or click the link in the same email — either works.
Enter the email address on your account and we'll send you a link to set a new password.
Remembered it? Sign In
Verify hardware IP designs for datacenter, GeForce, automotive, and networking products using UVM methodology and advanced verification tools. Build testbenches, develop test plans, analyze functional and code coverage, and debug design issues. Requires MS in electrical or computer engineering plus 5+ years of verification experience, with expertise in Verilog, HVL, and verification flows. Python and C/C++ skills preferred. Based in Shanghai.
Written from this posting by Neural Jobs AI. The full description is below.
NVIDIA MMPLEX team, located in Shanghai, consists of over 300 team members. We are dedicated to delivering cutting-edge IP solutions to various NVIDIA product lines, including datacenter, GeForce, automotive, networking, and more. Our IPs encompass a wide range of technologies such as micro-processors, security, DL/CV accelerators, display, video encoder/decoder, and image processor. As a Verification Engineer, you will play a crucial role in ensuring the quality and functionality of our hardware IPs.
What you'll be doing:
You will participate in the research of verification methodology to improve automation and productivity to produce Nvidia’s new high-quality products.
Read IAS and design specs to understand the design requirement and build corresponding testplan. Review the testplan with arch/design engineers.
You responses to build block/IP testbench based on UVM methodology.
The responsibilities include building test run and regression flow. Triage failures in regression and help designer root cause the bug.
Work includes Build various metrics (passing rate, functional coverage, etc) and monitor its health.
Take SOC verification on fullchip test environment for IPs
Analyse functional/code coverage result and identify the coverage holes. Work with design engineer to improve the coverage score.
Deploy the advanced verification methodology and infrastructure of the SOC/IP
What we need to see:
MS in electrical / computer engineering or equivalent experience.
5+ years (MS) working experience.
Familiar with advance verification methodology, tools and flow
Fully experienced verification flow, including testplan, test, coverage model, testbench, BFM modeling.
Deep understanding in Verilog and HVL (High-level Verification Language)
Ways to stand out from the crowd:
Strong programming skills in Python and C/C++is plus
Having good arch/design experience is big plus.
At least good at one of the script programing language: Perl, Shell, Ruby, Python.
With competitive salaries and a generous benefits package, we are widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us and, due to unprecedented growth, our exclusive engineering teams are rapidly growing. If you're a creative and autonomous engineer with a real passion for technology, we want to hear from you! NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Here is what this employer asked for. Sign in and we will fill in your half.
NVIDIA builds the GPUs and the CUDA software stack that most modern AI is trained and served on, along with its own research in graphics, robotics and foundation models.
Search by role, company, or anything a posting mentions.
