Principal RTL Design Engineer, IO & Memory Systems
We sent a six-digit code to . Enter it below — or use the link in the same email.
Or click the link in the same email — either works.
Enter the email address on your account and we'll send you a link to set a new password.
Remembered it? Sign In
Looking for a hardware engineer job in San Jose? Choose from 24 open roles at 4 employers. Explore real salary data and skills breakdown across remote, hybrid and on-site roles.
Free. No credit card needed.
The roles on this page span several distinct hardware disciplines. Physical design engineers own backend flows from RTL to GDSII, working on advanced nodes at 7 nm or below and using tools such as Synopsys ICC2 and Cadence Innovus; specialisations include static timing analysis, power integrity, and EMIR. Verification engineers build UVM-based environments for high-speed SerDes and PHY IP, closing coverage across analog–digital boundaries using SystemVerilog. RTL design engineers at SambaNova own microarchitecture and implementation for major blocks of an AI accelerator, driving frequency targets through datapath pipelining and managing power–performance trade-offs through tape-out. A separate systems architecture track covers rack-scale platforms, including board layout, chassis integration, interconnect fabric, power delivery, and cooling for AI server deployments. A firmware engineering lead role and an embedded software position targeting Ethernet retimers round out the more software-adjacent end of the spectrum. Most postings sit at principal or lead level, and several carry explicit cross-functional mentoring expectations.
The skills data covers mentions in descriptions across these postings, not stated requirements, and the sample is small enough that counts shift meaningfully with a single posting. Python appears most frequently, which likely reflects scripting and automation tasks rather than primary design work. Master's degree and PhD mentions are high, though the Senior Hardware Design Engineer summary from SambaNova explicitly lists a bachelor's path as an alternative. C++ and GPU mentions are present but relatively sparse.
Every posting on this page is listed as on-site; none are marked hybrid or remote, and there are no unknowns in the work-mode data. Candidates should assume in-person attendance is expected for all roles. The two employers, Astera Labs and SambaNova, are both headquartered in the San Jose area, so proximity to those offices would be relevant to consider. Neither posting in the sample summaries states anything about relocation assistance, so that should be confirmed directly with each employer.
Jobs checked 3 hours ago. · Guide reviewed 14 September 2026.
Search by role, company, or anything a posting mentions.
